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15 Silicon nanowires (SiNWs) exhibit unique electrical, thermal, and optical properties 
16 compared to bulk silicon which make them suitable for various device applications. To 
17 realize nanowires in real applications, large-scale and low-cost fabrication method is 
18 required. Here, we demonstrate a simple, low-cost fabrication process to produce silicon 
19 nanowires (SiNWs) with full controllability of size and length. The nanowires are fabricated 
20 using optical lithography and orientation dependent oxidation. Highly uniform single 
21 crystalline nanowires with thicknesses down to 10 nm, lengths up to 3 cm and aspect ratios 
22 up to approximately 300,000 are formed with high yield. The technology is further simplified 
23 to fabricate more complex structure such as metal-oxide-semiconductor field-effect-
24 transistors (MOSFETs) by means of the selective etching of silicon without the need for extra 
25 steps. This method is distinct from other top-down techniques, where the formation of 
26 nanowires at low-cost, using simple processing steps, with high controllability and 
27 reproducibility is major challenge. This controllable and CMOS-compatible technology can 
28 offer a practical route to fabricate nanostructures with tuneable properties that can be the key 
29 for many device applications including nanoelectronics, thermoelectric and biosensing. 
30 1. INTRODUCTION
31 Silicon nanowires are considered for use as a building block in a wide range of applications 
32 including in the fields of electronics[1-3], photonics[3-7], energy[8-10], health care[11-16] 
33 and biology[13, 17-24]. The integration of silicon nanowire into functional devices for future 
34 applications requires low-cost, scalable, robust, reproducible and simple fabrication 
35 technology. Moreover, nanowire-based technology requires high precision in device 
36 definition, surface quality and density. The ability to control the crystal surface and 
37 orientation of fabricated devices can also be crucial in many applications, including energy 
38 and electronic devices.    
39 Bottom-up methods can produce high quality nanowires with controlled diameter [25-28]. 
40 However, there are still a number of issues associated with this approach such as the 
41 alignment of nanowire, the incorporation of metal impurities during nanowire growth, and the 
42 integration of the nanowire into conventional CMOS technology[29]. Top down methods 
43 such as optical and electron beam lithography have dominated the area of IC manufacturing 
44 for decades. Their applications for achieving nanometre array structures with high control of 
45 doping, position and feature sizes are still superior. However, further scaling using these 
46 techniques requires either additional tools or conditions, such as in Extreme UV (EUV), or 
47 slow and expensive ones such as electron beam lithography (EBL). 
48 Among many developed fabrication methods, the indirect top-down methods that use optical 
49 lithography have attracted lots of attention due to their cost-effective [30-33].  Some of the 
50 techniques that use anisotropic wet etching together with thermal oxidation and optical 
51 lithography[34, 35] promise scalable and low-cost fabrication of nanowire and show potential 
52 success in biosensing application[36]. Such techniques use dielectric film such as silicon 
53 nitride to act as a mask during thermal oxidation of silicon. However, these processes have 
54 controllability and reproducibility issues. Reproducibility largely depends on the properties of 
55 nitride film and its resistance to thermal oxidation. Although, there are some attempts  to 
56 improve the reproducibility and controllability, the issue of controlling the final structure due 
57 to the local oxidation of silicon (LOCOS) process[37]. In addition, the number of steps 
58 involved results in the increased complexity of these methods. In this paper, we show that 
59 silicon nanowires can be fabricated without the need of such complex processing. This 
60 technology overcomes the major challenges, associated with other indirect top-down 
61 methods[34, 35],  such as issues of using silicon nitride mask during thermal oxidation and 
62 the formation of LOCOS structure. Improvements in process controllability, reproducibility 
63 and simplicity compared to other technologies are achieved by utilizing orientation-
64 dependent oxidation which eliminates the need to use silicon nitride masks during thermal 
65 oxidation and the complexity associated with this, such as the selection of nitride film that 
66 has high resistance to thermal oxidation and high selective etching over silicon dioxide. 
67 Consequently, the bird’s beak effect produced during sidewall oxidation, which affects the 
68 controllability of the shape of the nanowires is eliminated.
69 The principle of this fabrication method is based on the fact that the thermal oxidation rate 
70 and anisotropic wet etching change with the crystal orientation of the silicon surface. It has 
71 been well documented that the oxidation rate of silicon at temperatures between 750-1000 °C 
72 is orientation-dependent, where the rate at the silicon (111) surface is higher than that at the 
73 silicon (100) surface[38-40]. It is also well known that Si(111) acts as an etch stop in alkaline 
74 solutions. Our fabrication process combines these two characteristics of silicon to produce 
75 silicon nanowires. We show that our method can produce nanowires with lengths up to 
76 centimeter scale and simultaneously thickness down to sub-10 nm. We have further 
77 simplified the process to form nanowires via selective etching, which can then be integrated 
78 into MOSFET structures without additional process steps. Although many methods have been 
79 reported in the last decade to fabricate sub-50 nm nanostructures with no need to use high 
80 resolution techniques, this technique is simple and offers high tunability of the nanostructure, 
81 in addition to the ability to form a complete MOSFETs structure with no need to use 
82 additional steps. This enables such structures to be readily used in the creation of More Than 
83 Moore mixed technology platform.
84 2. RESULTS AND DISCUSSION 
85 2.1 Orientation-dependent oxidation of silicon
86 The role of the orientation-dependent oxidation of silicon is an important factor in the 
87 formation of the nanowires. The oxidation of silicon at temperatures between 750-1000 °C 
88 depends on the density of silicon atoms on the planes[38, 41]. As the (111) plane has a higher 
89 density of available bonds compared with the (100) plane, the oxide grows faster at the (111) 
90 face[41]. Although, orientation-dependent oxidation has been well studied theoretically and 
91 experimentally, it is the first time a silicon nanostructure is fabricated using this technique.
92 The oxidation kinetics of silicon is generally described by a linear-parabolic rate law. In the 
93 linear rate law, the growth is reaction-controlled, where the reaction occurs at the boundary 
94 between the silicon and the oxide, and the oxide growth follows a linear relationship with 
95 time. In the parabolic rate law, growth is diffusion-limited and the growth follows the square 
96 root of the oxidizing time. The general expression of oxidation behaviour in silicon is given 
97 by([38], p.374):
98                                𝑥2 + 𝐴𝑥 = 𝐵(𝑡 + 𝜏)                            (1)
99 where  is oxide thickness at a given oxidising time (t), the linear rate law represents the 𝑥
100 oxidation for a short duration and is generally given by([38], p.374):
101                                        𝑥 =
𝐵
𝐴(𝑡 + 𝜏)                                    (2)
102 Here, B/A is the linear rate constant, and τ is the initial oxidation time where the oxidation 
103 behaviour does not follow a certain growth law.  The linear rate for Si(111) is larger than that 
104 for Si(100), and the typical oxidation rate between these two orientations is given by:
105                             (
𝐵
𝐴)(111) = 1.6 ∗ (
𝐵
𝐴)(100)                    (3)
106 The parabolic rate law represents the oxidation for long duration and is generally given by:  
107                                𝑥2 = 𝐵(𝑡 + 𝜏)                                   (4)
108 where B is the parabolic constant. The linear constant (B/A) is proportional to the chemical 
109 reaction rate of oxidation, which depends on the density of Si-Si bonds available for reaction, 
110 so is different for Si(111) and Si(100) surfaces. However, the parabolic constant (B) is 
111 primarily dependent on the diffusivity of oxygen through the growing oxide layer.  Therefore, 
112 as the oxide thickness increases, the ratio of oxide growth for Si(111) and Si(100) approaches 
113 1.  
114 In order to calculate the oxidation thickness ratio between the Si(100) and Si(111) surfaces, 
115 process simulation using TCAD Sentaurus is performed on SOI substrate. The top silicon 
116 layer is patterned and etched in such a way that the top surface of Si(100) forms an angle of  
117 54.7° with the sidewall Si(111). Thermal oxidation is performed at 950 °C for 20 min (Fig. 
118 1(a)). The oxidation thickness ratio between Si(100) and Si(111) is 1.42, and the oxidation 
119 rate is reduced at the concave corner between BOX/Si where the ratio is 1.12. This reduction 
120 could be explained due to a reduction in oxidant species at the corner due to viscous stress. 
121 The oxide layer at the top silicon surface is then completely etched using both the anisotropic 
122 and isotropic wet etching of oxide. The etched thickness is 10% greater than that on the top 
123 surface to represent the real process. The remaining thickness of the oxide at the sidewall is 5 
124 nm, which is enough to act as a mask during the second wet etching process. The oxide at the 
125 bottom corner also remains. 
126 In our experiments, the oxide thickness ratios between Si(100) and the sidewall plane are 
127 approximately determined (Fig. 1(c)). Silicon samples are oxidised at a temperature of 950 
128 °C and for various times. The oxidation was performed to obtain a thickness in the linear 
129 region in the reaction-controlled regime where oxidation is orientation-dependent. In these 
130 experiments, silicon substrates with etched structures were oxidised at various temperatures 
131 to grow oxide on <100> with different thicknesses from 14 nm to 30 nm. The thickness of 
132 oxide on Si (100) is determined using the profiler. Buffered oxide etch (BOE) is used to etch 
133 an amount of oxide equivalent to the thickness on Si (100). To determine the ratio of oxide on 
134 (111) to (100), the samples are etched in BOE followed by TMAH etching to form the 
135 nanowires. Failures in forming the nanowires indicate that there is no oxide at the sidewall or 
136 the oxide at the sidewall is not sufficient to act as a mask. 
137 By fitting the experimental data of oxide thicknesses at Si(100) and Si(111) in Fig. 1(c), we 
138 determined the oxide ratio from the slope as:
139                 𝑡 < 111 > = 1.41 ∗ 𝑡 < 100 >                     (5) 
140 The oxide thickness on Si(111) and Si(100) is further confirmed using FIB. Fig. 1(d) is the 
141 result of oxidation at 950 °C for 40 mins. The oxide thicknesses on the Si(111) (region B) 
142 and Si(100) (region A) are measured to be 38 nm and 25 nm respectively with ratio of 1.46. 
143 The oxide thickness at the concave corner (region C) is 32 nm with oxide ratio of 1.23 
144 between C/A. The oxidation at the concave corner can be enhanced by reducing the stress 
145 using higher oxidation temperature. Further experiments are required to optimize the 
146 oxidation process.    
147 During the BOE etching of oxide at the Si(100), the same thickness of oxide at the sidewall is 
148 also etched, However, due to the variation in oxidation rate between the silicon at the 
149 sidewall and at the concave corner,  the excessive oxide etching process can result in 
150 completely etching the oxide at the sharp edge. This can result in nanowire with a convex 
151 shape at the bottom. This can be avoided by using the anisotropic etching of silicon dioxide 
152 using RIE. The RIE process requires high etch selectivity of SiO2 over silicon to ensure that 
153 the silicon underneath is not etched during the process. Fluorocarbon gases such as C2F4 
154 mixed with hydrogen, CHF3 mixed with hydrogen or C5HF7/O2/Ar have been reported to give 
155 high selective etching of SiO2 over Si[42]. These gases can be used to etch the silicon dioxide 
156 layer.  However, in our experiment, BOE was sufficient to prove the concept. 
157
158 Fig. 1. Orientation-dependent oxidation of silicon structure. (a,b) 2D simulation of oxidation of silicon 
159 structure. (a) Oxidation at 950 °C for 20 mins. (b) The structure after the removal of oxide at the 
160 Si(100). (c) Experimental results of oxide thickness at Si(111) and Si(100) at oxidation temperature of 
161 950 °C. (d) FIB cross-section of oxidised sample at 950 °C for 40 mins showing oxidation at different 
162 regions.   
163 2.2  Fabrication of silicon nanowire using orientation-dependent oxidation
164 A novel method of fabrication of silicon nanowires using optical lithography has been 
165 developed. The novelty of this technique is based on the orientation-based etching and 
166 oxidation of silicon. This method can be used to fabricate nanowires on Si or SOI substrates. 
167 Fig. 2 shows an overview of the fabrication process of SiNWs on SOI(100) substrate. A 
168 25%wt Tetramethylammonium hydroxide (TMAH) solution with 10% IPA added at 63 °C is 
169 utilized to form the 1st side of the NWs at the (111) plane. TMAH etchant etches single 
170 crystalline silicon at different rates for different crystalline orientations; for example where 
171 the etch rates in the Si(100) and Si(110) directions are much faster than in the Si(111) 
172 direction. Due to the anisotropic characteristics of TMAH etching, the etch stops at the (111) 
173 plane and produces an angle of 54.7° with the <100> plane (Fig. 2(a)). The IPA is added to 
174 the solution to improve the smoothness of the sidewall.  A buffered oxide etch (BOE) is used 
175 to remove any oxide on the silicon surface. The substrate is oxidised at 950 °C where 
176 oxidation occurs on both Si(100) and Si(111) surfaces (Fig. 2(b)). The grown thickness on 
177 (100) is measured to be about 21 nm. As the oxidation rate at the Si(111) is higher than at the 
178 Si(100), the thickness grown on the Si(111) is higher compared with the Si(100). The 
179 approximate oxide thickness on <111> is about 28 nm. The silicon oxide layer grown on 
180 <100> is etched using BOE. The etch rate of silicon dioxide in the BHF solution is 1.25 
181 nm/Sec. The etching time should be controlled to keep sufficient oxide at the <111> plane to 
182 act as a mask during the second anisotropic etching step (Fig. 2(c)). The exposed silicon on 
183 the Si(100) is then etched using 25%wt TMAH solution with 10% IPA added at 63 °C (Fig. 
184 2(d)).   
185
186 Fig. 2. Silicon nanowire fabrication process. (a-d) Schematics of the nanowire fabrication process on 
187 SOI(100). (a) First anisotropic wet etching of silicon. (b) Orientation-dependent oxidation of silicon. 
188 (c) BOE Etching of silicon dioxide at the Si(100). (d) Second anisotropic etching of silicon and 
189 sidewall oxide removal. (e) SEM top view of the nanowire. (f) Cross-section of the nanowire obtained 
190 by focus ion beam (FIB).    
191 Fig. 2(e,f) shows representative SEM images of SiNWs fabricated using this process. The 
192 cross-section of the nanowire (Fig. 2(f)) is obtained using a focused ion-beam (FIB). As 
193 shown, the process produces NWs with triangular shape. The height of the nanowire  is (ℎ)
194 measured to be 54 nm. The sidewall angle (β) between (111) and (100) is measured to be 
195 approximately β≈ 54° and β≈ 51° at the left and right edges of the triangle respectively. The 
196 measured angle (γ) between the two intersection (111) planes is γ≈ 75°. The theoretical 
197 values of (β) and (γ) are 54.7° and 70.6° respectively. The slight deviation in the angle could 
198 be because that Si(111) was not completely exposed during the TMAH etching as a result of 
199 etching time and misalignment. The variation in thermal oxidation rate at the corners could 
200 also lead to this small deviation in the angle. The width of the triangle is given by  𝑤 =
2ℎ
tan 𝛽
201 and measured to be 84 nm. The quality of sidewall of the nanowires can be controlled by the 
202 wet etching process. Atomically smooth sidewall surfaces can be achieved by utilizing 
203 TMAH with high concentration where the etch rate at Si(111) is very slow [37, 43-45]. The 
204 etch profile strongly depends on several factors, including impurities in the etchant, 
205 temperature, concentration and defects in the silicon crystal. The orientation, shape and 
206 surface quality of the nanowires make this technology suitable for sensing applications. It has 
207 been reported that Si(111) orientation has high chemical stability and is the preferable 
208 orientation for surface functionalization [46], whereas the triangular cross-section of the 
209 nanowire has been reported to obtain the highest chemical response compared to other shapes 
210 [47]. Therefore, such nanowires can be configured as field-effect-transistors (FETs) to be 
211 used for label-free and selective detection of biomolecules. 
212 2.3 Controllability of the size of the nanowires
213 The fabrication process can be used to produce triangular silicon nanowire of any length and 
214 size. The nanowire can be formed in a controllable manner with high uniformity. The length 
215 of nanowire can be controlled by changing the length of the photomask layer prior to the 
216 anisotropic wet etching step. We fabricated an ultralong nanowire with a high aspect ratio of 
217 approximately 300,000:1. Fig. 3(a) shows the analysis of 18 SEM scans along a nanowire 
218 with 3 cm in length. The analysis was performed at different positions along the substrate. 
219 The AFM profile in Fig. 3(c) represents a segment on the NWs with a thickness of 103 nm 
220 and length of 50 µm. The variations in width and thickness were 5% and 2% respectively. 
221 This high uniformity in structure is generally difficult to obtain using bottom-up methods 
222 [48]. We further measured the electrical resistivity of 22 positions along the nanowire length 
223 using four-probe measurements. The measured value of electrical resistivity was 8.04 X 10-
224 3±5.33 X 10-4 Ω.cm with variation in resistivity of 6.6% along the nanowire.  The fabrication 
225 of this kind of highly uniform nanowire is suitable for a different range of applications, 
226 including biosensors and nanoelectronics [48-52]. Long nanowires allow building a large 
227 number of FET transistors into an individual silicon nanowire which can improve the 
228 integration of electronic circuits and device performance [48-52]. Moreover, the high 
229 electrical and structural uniformity of the nanowire devices make them ideal for DNA 
230 sequencing where the high uniformity level between devices are required [48]. Integration of 
231 ultralong NWs devices into flexible substrates can provide the opportunity to extend the 
232 applications of nanowires [48-52]. The thickness of the nanowire can be simply controlled by 
233 the duration of time the samples are placed in the etchant during the second etching step. 
234 TMAH and KOH can be employed to control the size of the nanowire. However, due to its 
235 non-zero etching of oxide and long etching time, using KOH could cause a failure in the 
236 process. In this method, we used 25 wt% TMAH at 63 °C, to reduce the size of the nanowire. 
237 This method can be used to form nanowire of any size. In this work the smallest height was 
238 obtained of 10 nm as shown in the SEM and AFM images in Fig. 4(a) and 4(b) respectively. 
239
240 Fig. 3. Ultralong SiNWs. (a) Series of 18 SEM images of a 3 cm long SiNW, each segment being 63 
241 µm long. (b) Top view SEM image of a segment of nanowire at higher magnification. (c) AFM 
242 profile of a NWs segment. 
243
244 Fig. 4. 10 nm SiNW. (a) SEM top view of the nanowire. (b) AFM image of the nanowire (h≈10 nm)
245
246 2.4 Formation of nanowires by means of selective etching 
247 The selective etching of nanowire is based on the principle that the etching rate of heavily 
248 doped silicon in anisotropic wet etching is much slower than a lightly doped one. Palik et al. 
249 have reported that heavily doped n- and p-type silicon act as etch stops in alkaline etchants of 
250 silicon [53]. They have reported a drastic reduction in etch rates of phosphorous-doped 
251 silicon with a concentration of about 5 X 1020cm-3. According to H. Seidel et al., the etch rate 
252 of boron-doped silicon in an alkaline etchant of silicon with a concentration larger than 2 X 
253 1019 cm-3 becomes dopant-dependent [54]. The etch rate has been reported to be inversely 
254 proportional to the fourth power of boron concentration. 
255 Therefore, if thin layers of undoped and heavily doped regions are etched using anisotropic 
256 wet etchants such as KOH or TMAH, the undoped region can be completely etched before 
257 the heavily doped region is attacked by the etchant. 
258 In several devices such as the NW MOSFET used in electronic devices, undoped nanowire is 
259 connected to heavily doped source and drain regions. The fabrication of these types of 
260 structures using indirect top-down methods requires an additional lithography step to protect 
261 the source and drain during nanowire formation. The fabrication of nanowires via selective 
262 etching can allow the formation of nanowire with its source and drain using a single 
263 fabrication step. In our method, this can be achieved by adjusting the second anisotropic wet 
264 etching step of silicon.     
265 In order to fabricate NWs using this principle, a thick oxide layer of about 130 nm is grown 
266 on Si to act as a doping mask, and standard lithography and BOE etching are performed to 
267 open a window through the oxide. The SOD is applied through the open window followed by 
268 diffusion at 1050 °C in pure N2 to obtain a boron doping level of 9.8 X 1019 cm-3. The glass 
269 and oxide layers are removed using BOE. Fig. 5(a) shows a schematic structure of the two 
270 regions. A layer of oxide is then patterned to define the undoped NW device region. This 
271 followed by TMAH etching at 63 °C (Fig. 5(b)). Thermal oxidation is performed to protect 
272 the sidewall oxide (Fig. 5(c)), followed by a carefully selected etching time in BOE to 
273 remove the oxide on the (100) surface (Fig. 5(d)). The nanowires are then formed by etching 
274 selectively the undoped region (Fig. 5(e)). Fig. 5(f) shows an AFM image of p++ region/p 
275 SiNWs after 1 min etching in TMAH at 63 °C. The heavily doped boron region acts as an 
276 etch stop. The thickness of the heavily doped region is measured to be about 100 nm while 
277 the thickness of the nanowire is 85 nm. The relative etch rate of heavily doped (9.8 X 1019 
278 cm-3) to lightly doped (1 X 1015 cm-3) is measured to be 0.023. It is expected that the etch rate 
279 ratio can be further reduced by increasing the doping level in the doped region. The thickness 
280 of the nanowire and the doped region can be controlled by adjusting the time the samples are 
281 placed in the etchant.  This principle can be used to fabricate nanowire MOSFET (p++ S/D 
282 and channel) in a single step with no need for an extra lithography step. This process is 
283 suitable for p-type silicon as the etch rate for n-type silicon, is not significantly influenced by 
284 doping concentration.
285
286 Fig. 5. Schematics of the fabrication process steps of nanowire formation by means of selective 
287 etching. (a) Selective doping of SOI substrate. (b) First anisotropic wet etching of silicon. (c) Thermal 
288 oxidation of silicon. (d) BOE Etching of silicon at the Si(100). (e) Second anisotropic etching of 
289 silicon and sidewall oxide removal. (f) AFM image of an undoped NW with heavily doped silicon 
290 structure.    
291 2.5 Electrical characterization
292 A series of electrical measurements were performed to determine the properties of the 
293 nanowires, including effective resistivity, carrier concentration and specific contact 
294 resistance. Four-probe measurements were performed to eliminate the effect of contact 
295 resistance and to measure the resistance of the nanowires. Electrical current was applied 
296 between the two outer probes, while the voltage drop between the inner probes was 
297 measured. Fig. 6(a) shows an SEM image of the four-probe on the single silicon nanowire 
298 with Ti/Al contacts. Ti/Al was used as a contact to the nanowire because it can form ohmic 
299 contacts to n-type doped silicon. The nanowire channel outside the contact area is protected 
300 by thermally grown oxide layer to reduce the effect of interface traps. The SEM image of the 
301 top view of the nanowire at higher magnification is shown in Fig. 6(b). The SOI substrate 
302 was doped with an n-type to a level of 8 X 1018 cm-3 prior to nanowire formation using the 
303 spin-on-dopants method. The nanowire resistance  and effective nanowire resistivity  𝑅𝑁𝑊 𝜌𝑒𝑓𝑓





305 (2,3) and  is the cross-section of the nanowire. Representative results for two- and four-𝐴
306 probe I-V curves of nanowires devices with a cross-section of 7.5 X 103 nm2 are shown in 
307 Fig. 6(c).  The cross-section of the nanowire was measured using AFM (Fig. 6(d)), where the 
308 increase in nanowire width due to the effect of the AFM tip radius is calculated based on the 
309 technique reported in previous work. For nanowires with a length of 17 µm, the average 
310 measured electrical resistivity was 0.0076 Ωcm. Effective carrier concentration was 
311 calculated based on the measured electrical resistivity. The carrier density in silicon nanowire 
312 was 6.8 X 1018 cm-3. This value is slightly lower than the one measured for the SOI substrate. 
313 The reduction in carrier concentration could be attributed to interface traps at the Si/SiO2. 
314 The total resistance was measured using a two probe measurement set-up and is given by 𝑅𝑇
315 The contact resistance was then measured using the equation  where =
𝑉14
𝐼14 .  𝑅𝑇 = 2𝑅𝐶 + 𝜌𝑒𝑓𝑓
𝑙2
𝐴,
316 l2 is the distance between the outer probes (1,4). The average value of contact resistance was 
317 about (36 ± 3) kΩ. The contact resistance contributes to about 7 % of the total resistance, and 
318 can be further reduced by using large contact pads or by increase doping level. The contact 
319 resistance value was used to extract the transfer length (LT), which is an important parameter 
320 that defines the distance that most current flows into or out from the contact. LT is calculated 
321 from , where L is the contact length. The average value of LT is 1.9 µm.  𝑅𝐶 =
𝜌𝑒𝑓𝑓𝐿𝑇
𝐴 coth (𝐿 𝐿𝑇)
322 The specific contact resistivity was calculated by generalizing the nanowire transmission 
323 model in circular cross-section to an arbitrary cross-section. Because LT< L, the specific 
324 contact resistivity is calculated using , where Pi is the perimeter of the nanowire.  𝜌𝐶 = 𝑃𝐼𝐿𝑇𝑅𝐶
325 The extracted value of  Ωcm2. Values of specific contact resistivity smaller 𝜌𝐶 = 1.9 𝑋 10 ―4
326 than 10-6 Ω.cm2 are required for low contact resistance. This can be achieved by increasing 





332 Fig. 6. Measured electrical characteristics of silicon nanowire with thickness of 103 nm. (a) SEM 
333 image of 4-probe contacts on the nanowire. (b) Top view of SEM image on the nanowire. (c) 2- and 
334 4-probe IV measurements results. (d) AFM image showing the NW profile.
335 Furthermore, 50 arrays of nanowires were integrated into field-effect-transistors, each of 
336 which consisted of 5 nanowires. Electrical measurements were performed to determine the 
337 characteristics of the transistors. Fig. 7 shows the transfer characteristics of 15 FET devices 
338 with back gate. The devices were selected from different zones of the wafer. An SEM 
339 representative image of the device is shown in the inset in Fig. 7. The length and thickness of 
340 each nanowire are 10 µm and 100 nm respectively. The nanowires were lightly doped with 
341 boron while the source and drain were heavily doped with phosphorous to form ohmic 
342 contacts to Al/Ti contacts. The channel of the NWs was passivated with 20 nm Al2O3 
343 deposited by means of atomic layer deposition (ALD). In these measurements, the back gate 
344 was swept from -2 V to 10 V and a constant voltage of 0.4 V between source and drain was 
345 applied. The increase in current with increasing positive gate voltage for all devices indicates 
346 that the devices exhibit n-type characteristics. The devices are normally-off at negative gate 
347 bias and the inversion channel is formed at positive voltages higher than the threshold (n-
348 channel enhancement MOSFET). The variation in electrical current could be mainly 
349 attributed to the variation in nanowire geometry and defects induced during fabrication and 
350 doping processes. The key parameters of NW FETs, including threshold voltage and peak 
351 transconductance, are extracted. Standard deviation values of 4.2 ± 0.5 V and 13.2 ± 2.45 
352 µS/µm were found for threshold and peak transconductance respectively.  The average value 
353 of subthreshold swing and Ion/Ioff ratio were calculated to be 750-900 mV/dec and 104-105 
354 respectively. The devices exhibit a large value of subthreshold swing which is much higher 
355 than the ideal value of ≈ 60 mV/dec at room temperature. Subthreshold swing measures the 








𝑞 (1 + (𝐶𝑖𝑡 + 𝐶𝑑)𝐶𝑜𝑥 )             (6)
358 where  is the thermal voltage of , Cd, Cox and Cit are depletion layer, gate oxide 
𝐾𝑇
𝑞 ≈ 26 𝑚𝑉
359 and interface capacitances respectively. Due to thick buried oxide layer (145 nm), the gate 
360 oxide capacitance is very small which results in a weak control of gate voltage over channel 
361 surface potential. The interface traps could be another reason for the high S. The trap density 
362 of ALD Al2O3 on silicon is an order of magnitude higher than the high-quality thermal oxide 
363 [55, 56]. The interface traps can be reduced by using high quality thermal oxide or inserting a 
364 thin layer of thermally grown oxide between NWs and Al2O3 [57]. Subthreshold swing can 
365 also be largely reduced by controlling the NWs channel using gate-all-around (GAA) with 
366 thin gate oxide. Numerical simulations using carrier transport models such as modified drift-
367 diffusion or Monte Carlo are useful tool for modelling the transport characteristics of 
368 nanowire devices and study the influence of different conditions such as the nonuniform 
369 distribution of electrostatic potential inside nanowire channel due to corner effect on 
370 mobility, and effects such as interface traps, doping, dimension, and gate oxide on the 
371 performance of NWFETs characteristics[58, 59]. Such modelling could support the 
372 identification of the most optimum conditions of nanowires to be implemented in the next 
373 CMOS technology and biosensing platforms[24, 60]. 
374 The small device-to-device variability in addition to the good electrical properties of the 
375 transistors suggest that these devices are suitable for sensing applications; in particularly for 
376 label-free, sensitive and selective detection of DNA and cancer biomarkers where highly 
377 uniform electrical properties are required.
378
379 Fig. 7. The transfer characteristics of 15 FET devices with Vsd=0.4V. The devices were selected from 
380 different zones of the wafer; the length and thickness of each nanowire are 10 µm and 100 nm 
381 respectively. Inset (a): AFM image showing the NW profile. Inset (b): Top view SEM image of a 
382 SiNWs array with metal contacts.
383
384 3. CONCLUSION 
385 We present a simple fabrication process for silicon nanowire using a top-down approach. 
386 This method advances the state-of-the-art technologies by using orientation-dependent 
387 oxidation which enables the fabrication of silicon nanowires without the need of multi-
388 processing steps and materials that complex the fabrication process. This can reduce the 
389 fabrication cost and improve the controllability of the nanostructure.  The small device-to-
390 device variability in addition to the uniformity of the electrical properties of the devices make 
391 the nanowire suitable for DNA-sequencing applications and the ability to tune its surface 
392 roughness using etching process can make it ideal for thermoelectronic and electronic 
393 applications. Furthermore, we extended the technology to produce nanowires via selective 
394 etching to allow the formation of a nanowire with its source and drain using a single 
395 fabrication step. By optimizing the nanowire surface roughness during fabrication, we expect 
396 the technology to be capable of producing nanowires with thermal conductivity comparable 
397 to the value of amorphous silicon without significant reductions in electrical conductivity. 
398 This would enable the nanowires to be integrated into highly efficient thermoelectric devices.  
399 4. EXPERIMENTAL SECTION 
400 Silicon nanowires and FETs fabrication: Silicon nanowires were fabricated from lightly 
401 doped p-type SOI(100) substrates with various device layer thicknesses and BOX thickness 
402 of 145 nm. Some SOI substrates were heavily n-type doped using the SOD process at 
403 temperatures between 950-1050 °C to obtain doping levels of 5 X 1018 – 8.6 X 1018 cm-3. For 
404 FET devices, the source and drain (SD) were formed first and heavily n-type doped at a level 
405 of 8.6 X 1018 cm-3. 20 nm silicon nitride was deposited using r.f magnetron sputtering. A 
406 lithography step was then used to define the area of nanowire formation. This was followed 
407 by a BHF etching of SiNx. A 25%wt TMAH solution with added 10% IPA at 63 °C for 2 min 
408 was utilized to etch the exposed silicon. The silicon nitride was then removed using boiling 
409 phosphoric acid. The substrate was then cleaned using Piranha and RCA before being 
410 oxidised at 950 °C for 15 min. Oxidation occurs on both <100> and <111> surfaces. The 
411 grown thickness on Si(100) was measured to be about 21 nm. Due to that the oxidation rate at 
412 the <111> is higher than that at the <100>, the thickness grown on the <111> is thicker 
413 compared with the <100>. The approximate thickness on <111> was about 28 nm. The 
414 grown silicon oxide layer on <100> was etched using BOE. The etch rate of silicon dioxide 
415 in the BHF solution was 1.25 nm/Sec. The exposed silicon on the <100> was then etched 
416 using 25%wt TMAH solution with added 10% IPA at 63 °C. The nanowires were then 
417 immersed in BHF for 10 seconds in order to remove the sidewall oxide.  The nanowires with 
418 their S/D contact regions were then patterned using a lithography step to isolate the devices 
419 from one another. The isolation patterns were transferred using an RIE step in SF6/O2. The 
420 photoresist was then removed by immersing the samples for 10 min in NMP, which was 
421 followed by Piranha cleaning for 10 min; then the samples were placed in a plasma Asher for 
422 2 min in order to remove residual organic material. The samples were cleaned twice in 
423 Piranha, RCA1, and RCA2 for 5 min each at 80 °C. This was followed by dipping the 
424 samples in BHF for 3 seconds in order to remove native oxide and then the samples were 
425 placed for 1 min in plasma Asher in order to remove any residual organic layer. Some 
426 samples were placed in ALD to coat the nanowires with 20 nm AlOx, while others were 
427 placed in the furnace and annealed up to 930 °C in oxygen to obtain an oxide layer of about 
428 15 nm. The area of contact was then patterned and defined using lithography and BHF 
429 etching. An ebeam evaporator was used to deposit 60/100 nm of Ti/Al, which was followed 
430 by a lift-off step in acetone in order to remove the photoresist. The devices were then placed 
431 in RTP and annealed in forming gas at 370 °C for 2 min to improve contact resistance and 
432 reduce interface traps.   
433 Electrical measurements:  The four-probe technique was used to measure the electrical 
434 resistivity of the nanowire. The measurements were performed in air using a Keighley 2400 
435 probe station. An electrical current (-0.5 µA to 0.5 µA) was applied between the two outer 
436 probes. Nanowire resistance  was measured by dividing the voltage drop between the 𝑅𝑁𝑊




439 AFM measurements: Two types of non-contact AFM tips were used to extract the nanowire 
440 profile; very sharp SSS-NCHR tips with a typical tip radius of <5 nm and an aspect ratio of 
441 4:1 at 200 nm; and commercial ACTA tips with a typical tip radius <20 nm and aspect ratio 
442 of 1.5-3:1. The increase in nanowire width due to the convolution effect of the AFM tip was 
443 calculated using: 
444 𝑤 = 𝑤𝑚 ― 2𝑖 = { 𝑤𝑚 ― 2( 𝑅2 ― (𝑅 ― ℎ)2 ― ℎcot 𝛽),  ℎ𝑐 ≤ 𝑅(1 ― cos 𝛽)𝑤𝑚 ― 2(𝑅cos (90 ― 𝛽))                      ,  ℎ𝑐 > 𝑅(1 ― cos 𝛽)           (8)  
445
446 where wm is the width measured by AFM. R is the tip radius, h is the height of the nanowire 
447 and β is the sidewall angle of silicon, i is the increase in width, and hc is the critical thickness 
448 of the nanowire.
449
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